• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    An apparatus and method for power management of embedded electronic subsystems. A power management control circuit for managing power to an embedded subsystem includes a subsystem power node connected to a first section of the embedded electronic subsystem and a bias voltage node connected to a second section of the embedded electronic subsystem. A power switch is connected between a power supply and the subsystem power node. By separating the power subsystem node from the bias voltage node, power can be removed from the subsystem, while still providing the necessary bias voltage to the electronic static discharge (ESD) diodes. This prevents the voltages applied to the system bus by the subsystem from causing bus contention or system bus lock-ups. A power removal and restoration procedure is also disclosed.
    公开号:US20010000542A1
    申请号:US09/734,522
    申请日:2000-12-11
    公开日:2001-04-26
    发明作者:Dongfeng Zhao；F. Rhodes
    申请人:Conexant Systems LLC；
    IPC主号:G06F1-3287
    专利说明:
    [1] 1. 1. Field of the Invention
    [2] 2. The present invention relates to the field of power management, and more particularly, to power management of embedded subsystems such as embedded modems.
    [3] 3. 2. Description of Related Art
    [4] 4. With the proliferation of portable, battery-powered electronic devices, power management has become a critical issue for device performance. In order to extend the usable life of the battery power source, sophisticated power management techniques have been employed. In personal computers, the system microprocessor (Intel) and operating system (Microsoft) work together to conserve system power by controlling system resources. Various system devices may be monitored, and power use regulated by cutting or reducing power to inactive devices. For example, after a specified period of inactivity, a timer in the operating system may trigger the system display monitor to enter a “sleep” mode to reduce power consumption. After another interval, the monitor may be completely shutdown, further reducing power consumption. Similarly, power to peripheral devices or plug-in cards can be controlled. These power management techniques work due to the wide adoption of the Intel/Microsoft implemented solutions.
    [5] 5. In the embedded device market, however, these solutions are inadequate since many different microprocessors and operating systems are used, each with a different power management scheme. With increased circuit integration, many manufacturers are producing a “system-on-a-chip.” In other words, many functions that used to be performed by separate circuitry, are now performed on a single chip. For example, modems may now be embedded into a device, without being a separate peripheral. Unless power management techniques are utilized, the various embedded subsystems can severely drain the battery if they are powered on, but are not used. In the case of a modem, power is continually being consumed even though the user may only access the modem 10% of the time. Since the modem is embedded, in cannot simply be removed Thus, the “stand-by” power consumption of the embedded systems is a significant source of power drain. In fact, testing has shown that an embedded modem may draw 6-8 mA of current even in a “stop” mode.
    [6] 6. In many prior art attempts to manage power usage in an embedded subsystem, additional power management circuitry is used. This additional circuitry, however, is itself a source of power drain. Also, merely cutting the power to the subsystem does not provide satisfactory results. As shown in FIG. 1, a modem subsystem 2 is connected to a power node 24. In order to disable power to the subsystem when the subsystem is no in use, power supplied through the power node 24 is simply cut-off. This may cause several problems, however. First, since the signal applied to the system bus is indeterminate, the system bus may crash, thereby locking-up the system. The modem may also lock-up or otherwise fail, without special power down processing. Thus, there is a need for an improved power management system for embedded subsystems, such as modems. SUMMARY OF THE INVENTION
    [7] 7. The present invention is an apparatus and method for power management of embedded electronic subsystems. A power management control circuit for managing power to an embedded subsystem includes a subsystem power node connected to a first section of the embedded electronic subsystem and a bias voltage node connected to a second section of the embedded electronic subsystem. A power switch is connected between a power supply and the subsystem power node. By separating the power subsystem node from the bias voltage node, power can be removed from the subsystem, while still providing the necessary bias voltage to the electronic static discharge (ESD) diodes. This prevents the signals applied to the system bus by the subsystem from causing bus contention or system bus lock-ups.
    [8] 8. In order to take full advantage of the present invention, the power needs to be removed and restored in a specific order. In order to remove power from a subsystem, all system bus activities must first be halted. The bias voltage to the bias voltage node is maintained. All subsystem activity is suspended and then the power switch is switched to remove power to the power subsystem node. All system bus activities may then be resumed after a sufficient time interval to insure the subsystem discharge has stabilized.
    [9] 9. To restore power to the subsystem, all system bus and subsystem activities are halted. Power is restored to the subsystem power nodes and system bus activities are resumed after a sufficient time interval. The host system then resets the embedded subsystem. BRIEF DESCRIPTION OF THE DRAWINGS
    [10] 10. The exact nature of this invention, as well as its objects and advantages, will become readily apparent from consideration of the following specification as illustrated in the accompanying drawings, in which like reference numerals designate like parts throughout the figures thereof, and wherein:
    [11] 11.FIG. 1 is a schematic illustrating a prior art solution to power management;
    [12] 12.FIG. 2 is a schematic illustrating a power management scheme according to the present invention;
    [13] 13.FIG. 3 is a high-level block diagram of a modem subsystem incorporating the present invention;
    [14] 14.FIG. 4 is a schematic illustrating the operation of a power switch according to the present invention;
    [15] 15.FIG. 5 is a flowchart of the power management procedure according to the present invention;
    [16] 16.FIG. 6 illustrates the steps of the power down procedure according to the present invention; and
    [17] 17.FIG. 7 illustrates the steps of the power on procedure according to the present invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [18] 18. The following description is provided to enable any person skilled in the art to make and use the invention and sets forth the best modes contemplated by the inventor for carrying out the invention. Various modifications, however, will remain readily apparent to those skilled in the art, since the basic principles of the present invention have been defined herein specifically to provide an apparatus and method for power management, and more particularly, to power management of embedded subsystems such as embedded modems.
    [19] 19. A preferred embodiment of the present invention will now be described with reference to FIG. 2, illustrating a modem subsystem. As those skilled in the art will recognize, however, the present invention may be applied to any similar electronic embedded subsystem. The modem subsystem 30 is divided into two separately powered subsections 36, 38. The output section 36 is powered via a modem subsystem power node 34, while the input section 38 is powered via bias voltage node 32. In order to power down the modem subsystem, power is removed from the modem subsystem power node 34. The power to the bias voltage node 32 is held constant, however. This prevents bus contention on the system bus by maintaining the proper bias voltages to the electrical static discharge (ESD) diodes 14, 16 in the input section 38. Notice that in the prior art circuit of FIG. 1, when power is removed from the modem subsystem, the diodes are no longer biased. Thus, the present circuit removes power to non-essential circuitry of the embedded modem subsystem, while still maintaining the proper bias voltages required by the ESD diodes 14, 16.
    [20] 20.FIG. 3 is a high-level block diagram of a modem subsystem incorporating the present invention. The power to the modem subsystem 40 is controlled by a switch 42. The switch may be implemented using a single field effect transistor (FET). As shown in FIG. 4, the FET switch 42 may connect the modem subsystem 40 to either the host power supply, ground, or it may leave the node floating, as desired. The ESD diodes (not shown) are always connected to the bias voltage, without interruption. Notice that the present invention can be implemented using only a single FET and one extra power node. With one additonal power control pin from the host microcontroller (to control the power switch 42), the power ON and power OFF procedures can easily be implemented in a variety of operating systems. Thus, the present invention does not require significant additional power consuming power circuitry in order to provide power management capabilities. In addition, the present invention may be implemented with minimal cost.
    [21] 21.FIG. 5 is a flow chart illustrating the subsystem power procedure according to the present invention. At step 50, normal bus activity occurs and the subsystem power is on. At decision block 52, if the modem subsystem can be turned off (according to some predetermined inactivity parameters), the power down procedure is implemented at step 54. The power down procedure is illustrated in detail in FIG. 6. First, all system bus activities are halted to insure that there are no bus contention problems. All ESD bias voltages are held constant. Then, all subsystem activities are halted. The power to the subsystem power node is then removed (step 56). After a sufficient time interval to insure that the subsystem discharge has stabilized, the system bus activities may be restored. Since the ESD bias voltages to the subsystem have been held constant, there are no bus contention problems caused by floating nodes.
    [22] 22. At step 58, with the subsystem off, the system engages in normal bus activity. Once a power on request is detected, however, the power on procedure (step 62) is performed. This power on procedure is illustrated in detail in FIG. 7. First, all the system bus activities are halted, and then all subsystem activities (if any) are halted. The power to the subsystem is then restored by applying power to the subsystem power node (step 64). The system bus and the subsystem activities are restored after a sufficient time interval to allow all voltage levels to stabilize. Finally, the subsystem functions are reset (by the host) to insure that the subsystem is in a known operational state in order to prevent lock-ups.
    [23] 23. According to testing, implementation of the present invention can reduce the current drain of an embedded modem subsystem to approximately 0.1 μA in the powered down state. As stated previously, prior art power management techniques draw approximately 6-8 mA. Thus, the present invention provides a significant improvement in power management for embedded subsystems. The present invention is also independent of any specific microcontroller or operating system, and may therefore be applied to many different configurations.
    [24] 24. The present invention has been described with reference to a preferred embodiment, specifically an embedded modem subsystem. As those skilled in the art will recognize, however, the present invention may be applied to any similar electronic embedded subsystem which has a similar tri-state output driver isolated gate FET connected to the interface bus.
    [25] 25. Those skilled in the art will appreciate that various adaptations and modifications of the just-described preferred embodiments can be configured without departing from the scope and spirit of the invention. Therefore, it is to be understood that within the scope of the appended claims, the invention may be practiced other than as specifically described herein.
    权利要求:
    Claims (19)
    [1" id="US-20010000542-A1-CLM-00001] 1. A power management control circuit for managing power of an embedded electronic subsystem, the circuit comprising:
    a subsystem power node connected to a first section of the embedded electronic subsystem;
    a bias voltage node connected to a second section of the embedded electronic subsystem; and
    a power switch connected between a power supply and the subsystem power node.
    [2" id="US-20010000542-A1-CLM-00002] 2. The circuit of
    claim 1 , wherein the second section comprises at least one electronic static discharge (ESD) diode.
    [3" id="US-20010000542-A1-CLM-00003] 3. The circuit of
    claim 1 , wherein the second section comprises two electronic static discharge (ESD) diodes.
    [4" id="US-20010000542-A1-CLM-00004] 4. The circuit of
    claim 3 , wherein the bias voltage node is further connected to a bias voltage to bias the ESD diodes.
    [5" id="US-20010000542-A1-CLM-00005] 5. The circuit of
    claim 4 , wherein the power switch is a field effect transistor (FET).
    [6" id="US-20010000542-A1-CLM-00006] 6. The circuit of
    claim 5 , wherein the power switch is switched to remove power to the subsystem power node when the subsystem is not in use.
    [7" id="US-20010000542-A1-CLM-00007] 7. The circuit of
    claim 6 , wherein the subsystem is a modem.
    [8" id="US-20010000542-A1-CLM-00008] 8. The circuit of
    claim 6 , wherein the subsystem has a tri-state isolated gate transistor output driver.
    [9" id="US-20010000542-A1-CLM-00009] 9. A power management control method for removing power from an embedded electronic subsystem connected to a system bus, the subsystem comprising a subsystem power node, a bias power node, and a power switch, the method comprising the steps of:
    halting all system bus activities;
    maintaining a bias voltage to the bias power node;
    halting all subsystem activities;
    switching the power switch to remove power to the subsystem power node; and
    resuming system bus activities after a sufficient time interval.
    [10" id="US-20010000542-A1-CLM-00010] 10. A power management control method for restoring power to an embedded electronic subsystem connected to a system bus, the subsystem comprising a subsystem power node, a bias power node and a power switch, the method comprising the steps of:
    halting all system bus activities;
    halting all subsystem activities;
    switching the power switch to supply power to the subsystem power node;
    resuming system bus activities after a sufficient time interval; and
    resetting the embedded subsystem.
    [11" id="US-20010000542-A1-CLM-00011] 11. The method of
    claim 9 , wherein the embedded subsystem is a modem.
    [12" id="US-20010000542-A1-CLM-00012] 12. The method of
    claim 10 , wherein the embedded subsystem is a modem.
    [13" id="US-20010000542-A1-CLM-00013] 13. A power management method for managing power supplied to an embedded electronic subsystem connected to a system bus, the subsystem comprising:
    a subsystem power node connected to a first section of the embedded electronic subsystem;
    a bias voltage node connected to a second section of the embedded electronic subsystem; and
    a power switch connected between a power supply and the subsystem power node;
    wherein in order to remove power to the subsystem, the method comprises the steps of:
    halting all system bus activities;
    maintaining a bias voltage to the bias power node;
    halting all subsystem activities;
    switching the power switch to remove power to the subsystem power node; and
    resuming system bus activities after a sufficient time interval; and
    wherein in order to restore power to the subsystem, the method comprises the steps of:
    halting all system bus activities;
    halting all subsystem activities;
    switching the power switch to supply power to the subsystem power node;
    resuming system bus activities after a sufficient time interval; and
    resetting the embedded subsystem.
    [14" id="US-20010000542-A1-CLM-00014] 14. The method of
    claim 13 , wherein the second section comprises at least one electronic static discharge (ESD) diode.
    [15" id="US-20010000542-A1-CLM-00015] 15. The method of
    claim 13 , wherein the second section comprises two electronic static discharge (ESD) diodes.
    [16" id="US-20010000542-A1-CLM-00016] 16. The method of
    claim 15 , wherein the bias voltage node is further connected to a bias voltage to bias the ESD diodes.
    [17" id="US-20010000542-A1-CLM-00017] 17. The method of
    claim 16 , wherein the power switch is a field effect transistor (FET).
    [18" id="US-20010000542-A1-CLM-00018] 18. The method of
    claim 13 , wherein the subsystem is a modem.
    [19" id="US-20010000542-A1-CLM-00019] 19. The method of
    claim 13 , wherein the subsystem has a tri-state isolated gate transistor output driver.
    类似技术:
    公开号 | 公开日 | 专利标题
    US10963037B2|2021-03-30|Conserving power by reducing voltage supplied to an instruction-processing portion of a processor
    KR100603926B1|2006-07-24|Power supply control circuit for computer system having a plurality of power management states and control method of the same
    JP4322810B2|2009-09-02|Integrated circuit and low voltage detection system
    US5790873A|1998-08-04|Method and apparatus for power supply switching with logic integrity protection
    US6618813B1|2003-09-09|Method for suspending, resuming, and turning on a computer system without being affected by an abnormal power failure
    US7805623B2|2010-09-28|Power-save circuit for computer
    US7240189B2|2007-07-03|Fast resume to normal operation of a computer in a power saving mode
    US5628020A|1997-05-06|System oscillator gating technique for power management within a computer system
    KR960015228A|1996-05-22|Network hibernation system
    US20040117678A1|2004-06-17|System, method and apparatus for conserving power consumed by a system having a processor integrated circuit
    US5729061A|1998-03-17|Over discharge protection circuit for a rechargeable battery
    KR20060028850A|2006-04-04|Power management method in portable information device and power management apparatus
    US20100077233A1|2010-03-25|Systems and methods for control of integrated circuits comprising body biasing systems
    US6839854B2|2005-01-04|Voltage regulation for computer system components that increases voltage level when a component enters a sleep state as indicated by a power state status signal
    US20050086460A1|2005-04-21|Apparatus and method for wakeup on LAN
    US5978924A|1999-11-02|Computer system with an advanced power saving function and an operating method therefor
    CN1987737A|2007-06-27|Information processing apparatus including network controller, and method of controlling application of power supply voltage to the network controller
    US6903583B1|2005-06-07|Power supply shutdown control
    US6163845A|2000-12-19|Apparatus and method for power management of embedded subsystems
    US6477655B1|2002-11-05|System and method to set PME—status bit and wake up the system, and selectively load device driver by searching who set the bit without requiring clock
    US8812882B2|2014-08-19|Voltage regulation for a computer system providing voltage positioning for multi-component load
    US6560713B1|2003-05-06|Computer power management system using auxiliary power supply during sleep state to provide power to all devices if sufficient and reducing load if not sufficient
    KR20010060239A|2001-07-06|Microcontroller having core logic power shutdown while maintaining input-output port integrity
    US6622250B1|2003-09-16|SMBUS over the PCI bus isolation scheme and circuit design
    US20050044449A1|2005-02-24|Power button and device wake event processing methods in the absence of AC power
    同族专利:
    公开号 | 公开日
    US6163845A|2000-12-19|
    US6427210B2|2002-07-30|
    WO2000020956A9|2000-08-31|
    WO2000020956A1|2000-04-13|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    GB2386176A|2002-03-06|2003-09-10|Lg Electronics Inc|Computer controlled refrigerator with media interface and display|US5416351A|1991-10-30|1995-05-16|Harris Corporation|Electrostatic discharge protection|
    US5546591A|1991-12-20|1996-08-13|Vlsi Technology, Inc.|Distributed power management system for battery operated personal computers|
    TW324101B|1995-12-21|1998-01-01|Hitachi Ltd|Semiconductor integrated circuit and its working method|
    US6163845A|1998-10-02|2000-12-19|Conexant Systems, Inc.|Apparatus and method for power management of embedded subsystems|US6163845A|1998-10-02|2000-12-19|Conexant Systems, Inc.|Apparatus and method for power management of embedded subsystems|
    US6760852B1|2000-08-31|2004-07-06|Advanced Micro Devices, Inc.|System and method for monitoring and controlling a power-manageable resource based upon activities of a plurality of devices|
    WO2002071734A2|2000-12-19|2002-09-12|Smal Camera Technologies, Inc.|Compact digital camera system|
    US7245725B1|2001-05-17|2007-07-17|Cypress Semiconductor Corp.|Dual processor framer|
    WO2003041249A1|2001-11-05|2003-05-15|Shakti Systems, Inc.|Dc-dc converter with resonant gate drive|
    US6791298B2|2001-11-05|2004-09-14|Shakti Systems, Inc.|Monolithic battery charging device|
    US7372928B1|2002-11-15|2008-05-13|Cypress Semiconductor Corporation|Method and system of cycle slip framing in a deserializer|
    法律状态:
    2002-07-11| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2006-01-30| FPAY| Fee payment|Year of fee payment: 4 |
    2006-11-22| AS| Assignment|Owner name: BANK OF NEW YORK TRUST COMPANY, N.A.,ILLINOIS Free format text: SECURITY AGREEMENT;ASSIGNOR:CONEXANT SYSTEMS, INC.;REEL/FRAME:018711/0818 Effective date: 20061113 Owner name: BANK OF NEW YORK TRUST COMPANY, N.A., ILLINOIS Free format text: SECURITY AGREEMENT;ASSIGNOR:CONEXANT SYSTEMS, INC.;REEL/FRAME:018711/0818 Effective date: 20061113 |
    2007-02-08| AS| Assignment|Owner name: ROCKWELL SEMICONDUCTOR SYSTEMS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHAO, DONGFENG;RHODES, MATTHEW, F.;REEL/FRAME:018866/0649 Effective date: 19981012 |
    2008-03-17| AS| Assignment|Owner name: CONEXANT SYSTEMS, INC., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:ROCKWELL SEMICONDUCTOR SYSTEMS, INC.;REEL/FRAME:020654/0600 Effective date: 19981014 |
    2010-02-01| FPAY| Fee payment|Year of fee payment: 8 |
    2010-03-01| AS| Assignment|Owner name: CONEXANT SYSTEMS, INC.,CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A. (FORMERLY, THE BANK OF NEW YORK TRUST COMPANY, N.A.);REEL/FRAME:023998/0838 Effective date: 20100128 Owner name: CONEXANT SYSTEMS, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A. (FORMERLY, THE BANK OF NEW YORK TRUST COMPANY, N.A.);REEL/FRAME:023998/0838 Effective date: 20100128 |
    2010-03-11| AS| Assignment|Owner name: THE BANK OF NEW YORK, MELLON TRUST COMPANY, N.A.,I Free format text: SECURITY AGREEMENT;ASSIGNORS:CONEXANT SYSTEMS, INC.;CONEXANT SYSTEMS WORLDWIDE, INC.;CONEXANT, INC.;AND OTHERS;REEL/FRAME:024066/0075 Effective date: 20100310 Owner name: THE BANK OF NEW YORK, MELLON TRUST COMPANY, N.A., Free format text: SECURITY AGREEMENT;ASSIGNORS:CONEXANT SYSTEMS, INC.;CONEXANT SYSTEMS WORLDWIDE, INC.;CONEXANT, INC.;AND OTHERS;REEL/FRAME:024066/0075 Effective date: 20100310 |
    2014-03-07| REMI| Maintenance fee reminder mailed|
    2014-06-17| SULP| Surcharge for late payment|Year of fee payment: 11 |
    2014-06-17| FPAY| Fee payment|Year of fee payment: 12 |
    2016-05-06| AS| Assignment|Owner name: CONEXANT, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.;REEL/FRAME:038631/0452 Effective date: 20140310 Owner name: BROOKTREE BROADBAND HOLDING, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.;REEL/FRAME:038631/0452 Effective date: 20140310 Owner name: CONEXANT SYSTEMS WORLDWIDE, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.;REEL/FRAME:038631/0452 Effective date: 20140310 Owner name: CONEXANT SYSTEMS, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.;REEL/FRAME:038631/0452 Effective date: 20140310 |
    2016-05-20| AS| Assignment|Owner name: LAKESTAR SEMI INC., NEW YORK Free format text: CHANGE OF NAME;ASSIGNOR:CONEXANT SYSTEMS, INC.;REEL/FRAME:038777/0885 Effective date: 20130712 |
    2016-05-23| AS| Assignment|Owner name: CONEXANT SYSTEMS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LAKESTAR SEMI INC.;REEL/FRAME:038803/0693 Effective date: 20130712 |
    2017-06-26| AS| Assignment|Owner name: CONEXANT SYSTEMS, LLC, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:CONEXANT SYSTEMS, INC.;REEL/FRAME:042986/0613 Effective date: 20170320 |
    2017-09-07| AS| Assignment|Owner name: SYNAPTICS INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CONEXANT SYSTEMS, LLC;REEL/FRAME:043786/0267 Effective date: 20170901 |
    2017-09-27| AS| Assignment|Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, NORTH CAROLINA Free format text: SECURITY INTEREST;ASSIGNOR:SYNAPTICS INCORPORATED;REEL/FRAME:044037/0896 Effective date: 20170927 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, NORTH CARO Free format text: SECURITY INTEREST;ASSIGNOR:SYNAPTICS INCORPORATED;REEL/FRAME:044037/0896 Effective date: 20170927 |
    优先权:
    申请号 | 申请日 | 专利标题
    US09/165,781|US6163845A|1998-10-02|1998-10-02|Apparatus and method for power management of embedded subsystems|
    US09/734,522|US6427210B2|1998-10-02|2000-12-11|Apparatus and method for power management of embedded subsystems|US09/734,522| US6427210B2|1998-10-02|2000-12-11|Apparatus and method for power management of embedded subsystems|
    [返回顶部]